



UNITED STATES LEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

DATE MAILED:

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR		A	ATTORNEY DOCKET NO.	
09/275,726	03/24/99	DERVISOGLU		В	19705-000100	
GARY T. AKA			¬ [EXAMINER		
			TON, D			
TOWNSEND AND TOWNSEND AND CREW TWO EMBARCADERO CENTER				ART UNIT	PAPER NUMBER	
8TH FLOOR	CO CA 94111-	-3034		2133	8	
and thinks	oo om balli.	~JQJ4		DATE MAILED.	_	

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

11/16/00



		-								
	Application No.	Applicant(s)								
Office Action Summary	Examiner	Group Art Unit		, _, ,						
—The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address—										
Period for Response	_									
A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE 3	MONTI	H(S) FROM THE							
 Extensions of time may be available under the provisions of 37 CFR 1.13 from the mailing date of this communication. If the period for response specified above is less than thirty (30) days, a r If NO period for response is specified above, such period shall, by default Failure to respond within the set or extended period for response will, by 	esponse within the statute t, expire SIX (6) MONTHS	ory minimum of the from the mailing	nirty (30) days will be o	considered timely.						
Status										
Responsive to communication(s) filed on 8/22/60										
☐ This action is FINAL.										
☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 1 1; 453 O.G. 213.										
Disposition of Claims										
✓ Claim(s)	is/are p	is/are pending in the application.								
Of the above claim(s)										
☐ Claim(s)	is/are a	is/are allowed.								
□ Claim(s)	is/are r	is/are rejected.								
☐ Claim(s)										
□ Claim(s)		are subject to restriction or election								
Application Papers		requirement.								
☐ See the attached Notice of Draftsperson's Patent Drawing R	eview PTO-948									
☐ The proposed drawing correction, filed on is ☐ approved ☐ disapproved.										
☐ The drawing(s) filed on is/are objected to by the Examiner.										
☐ The specification is objected to by the Examiner.										
☐ The oath or declaration is objected to by the Examiner.										
Priority under 35 U.S.C. § 119 (a)-(d)										
 □ Acknowledgment is made of a claim for foreign priority unde □ All □ Some* □ None of the CERTIFIED copies of the □ received. □ received in Application No. (Series Code/Serial Number) □ received in this national stage application from the International 	priority documents ha	ave been	·							
*Certified copies not received:			· ·							
Attachment(s)										
☑ Information Disclosure Statement(s), PTO-1449, Paper No(s).4,5,7 DI	□ Interview Summary, PTO-413								
☑ Notice of References Cited, PTO-892		☐ Notice of Informal Patent Application, PTO-152								
☐ Notice of Draftsperson's Patent Drawing Review, PTO-948		Other								
Office Action Summary										

8

Art Unit: 2133

DETAILED ACTION

1. Claims 1-15 are presented for examination.

Claim Rejections - 35 USC § 112

- 2. Claim 10 is rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- (a) As to claim 10, it has been held that the functional "whereby" statement [lines 11-12] does not define any structure and accordingly can not serve to distinguish. *In re Mason*, 114 USPQ 127, 44 CCPA 937 (1957).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 3-5 and 15 are rejected under 35 U.S.C. § 103(a) as being unpatentable over **Rajski** et al. (Rajski) patent no. 5,991,898, in view of **Mori** patent no. 6,003,142.

As per claim 1:

Art Unit: 2133

Rajski teaches the invention substantially as claimed, including an integrated circuit [IC 10, Fig. 1] having logic blocks [CUT 14, Fig. 1] comprising:

a control unit [embedded processor core 12, Fig. 1] for performing test and debug operations of said logic blocks of said integrated circuit;

a memory [non-volatile memory 18, Fig. 1] associated with said control unit, said memory holding instructions for said control unit [col. 5 lines 50-60]; and

a plurality of scan lines [scan registers 16, Fig. 1] responsive to said control unit for loading test signals for said logic blocks and retrieving test signal results from said logic blocks, said test signals and said test signal results stored in said memory so that said loading and retrieving operations are performed to said integrated circuit [col. 4 lines 23-42].

Rajski does not teaches loading and retrieving operations are performed at one or more clock signal rates internal to said integrated circuit.

Mori, in an analogous art, teaches a test facilitating circuit of microprocessor [see Fig. 3] wherein the loading and retrieving operations are performed at one or more clock signal rates internal to said integrated circuit [see signal INTERNAL CLOCK of Fig. 6A-B, col. 2 lines 26-53 and col. 3 lines 10-28].

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Rajski to include a facilitating circuit as taught by Mori into the built in self test circuitry as taught by Rajski for loading and retrieving operations at one or more clock signal rates internal to integrated circuit because it would provide an efficient method of testing a high

Art Unit: 2133

frequency integrated circuit using an inexpensive tester [see Mori col. 1 lines 6-11 and col. 1 line 61 - col. 2 line 10].

As per claim 3:

Rajski teaches the integrated circuit further comprising a unit [data path 12, Fig. 5] coupled to said control unit and said memory, said unit testing said logic blocks and said memory responsive to and in cooperation with said control unit to self-test said integrated circuit.

As per claim 4:

Rajski teaches the integrated circuit wherein said scan lines comprise a first string of flip-flop [LFSR 50, Fig. 7] connectors connected between logic block and the remainder of said integrated circuit proximate said logic block [scan registers 16 connected between blocks CUT, Fig. 1], said flip-flop connectors providing signal paths between said logic block and the remainder of said integrated circuit proximate said logic block in one mode and carrying test signals and test signal results in a second mode [test mode 21, Fig. 2, claim 25, col. 19 begin at line 9].

As per claim 5:

Mori teaches the integrated circuit wherein said scan lines [JTAG boundary scan 17, Fig. 3] comprise a second string of flip-flop connectors [shift register 16, Fig. 3] between elements of a logic block, said flip-flop connectors providing signal paths between said logic block elements in one mode and carrying test signals and test signal results in a second mode [col. 2 lines 16-68].

As per claim 15:

Art Unit: 2133

Rajski teaches the invention substantially as claimed, including a method of operating an integrated circuit having logic blocks, a control unit, a memory and a plurality of scan lines of said logic blocks [see Fig. 1], said method comprising

loading said memory [col. 5 lines 50-60] with test signals and instructions for said control unit;

loading said scan lines responsive to said control unit with said test signals for said logic blocks [col. 4 lines 32-42];

retrieving test signal results from said logic blocks along said scan lines [col. 4 lines 32-42], storing said test signal results in said memory [col. 5 lines 50-60]; and

processing [col. 6 lines 42-68, Fig. 2] said stored test results signals in said control unit responsive to said stored instructions in said memory to perform test and debug operations of said logic blocks of said integrated circuit.

Rajski does not teaches loading, retrieving and storing operations are performed at one or more clock signal rates internal to said integrated circuit.

Mori, in an analogous art, teaches a test facilitating circuit of microprocessor [see Fig. 3] including a control circuit 12 and a cache memory 1 wherein the loading, retrieving and storing operations are performed at one or more clock signal rates internal to said integrated circuit [see signal INTERNAL CLOCK of Fig. 6A-B]. After the test, an external tester reads the test results out of the cache memory and examines them [see col. 2 lines 26-53 and col. 3 lines 10-28].

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Rajski to provide a built in self test circuitry including a facilitating

Art Unit: 2133

circuit taught by Mori for loading, retrieving and storing operations at one or more clock signal rates internal to Rajski's integrated circuit because it would provide an efficient method of testing a high frequency integrated circuit using an inexpensive tester [see Mori col. 1 lines 6-11 and col. 1 line 61 - col. 2 line 10].

5. Claims 2 and 6-9 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Rajski et al. (Rajski) patent no. 5,991,898, in view of Mori patent no. 6,003,142 and further in view of Gheewala et al. (Gheewala) patent no. 5,202,624.

As per claim 2:

Rajski and Mori do not teach a plurality of probe lines for carrying system operation signal at predetermined probe points.

Gheewala teaches a programmable interface apparatus for coupling test signal from internal test matrix including a plurality of probe lines for setting logic states at internal circuit elements [see Fig. 2 and col. 2 lines 42-57].

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Mori with the teachings of Gheewala to include a programmable interface as taught by Gheewala into the built in self test circuitry as taught by Mori to provide a built in self test circuitry having a programmable interface with a plurality of probe lines for carrying system operation signal at predetermined probe points because it would provide the advantages that

Art Unit: 2133

the test signals are loaded to internal probe points without the need for complex scan registers [see Gheewala col. 2 lines 42-57].

As per claim 6:

Gheewala teaches each of said probe lines comprises a string of programmable connectors [Fig. 3] providing a signal path for carrying system operation signals at predetermined probe points of said logic blocks in one mode [col. 2 lines 42-63].

As per claim 7:

Gheewala teaches each programmable connector of said probe lines is programmed by a flip-flop connector [col. 2 lines 13-22, latch 68, Fig. 3], each flip-flop connector connected between elements of said integrated circuit and forming part of string of flip-flop connectors, said flip-flop connectors providing signal paths between said integrated circuit elements in one mode and carrying signals for programming said programmable connectors in a second mode [col. 7 lines 1-15].

As per claim 8:

Gheewala teaches at least some of said probe lines comprises a string of programmable connectors providing a signal path for carrying digital state system operation signals [col. 7 lines 1-15].

As per claim 9:

Gheewala teaches at least some of said probe lines comprises a string of programmable connectors providing a signal path for carrying system operation signals reflective of analog conditions [race conditions, col. 2 lines 42-57] at said predetermined probe points.

Art Unit: 2133

6. Claims 10-14 are rejected under 35 U.S.C. § 103(a) as being unpatentable over **Mori** patent no. 6,003,142 in view of **Gheewala et al.** (Gheewala) patent no. 5,202,624.

As per claim 10:

Mori teaches the invention substantially as claimed, including an integrated circuit [microprocessor 300, Fig. 3] comprising an interface [external interface 10, Fig. 3] for coupling to an external diagnostic processor [external tester, abstract];

a unit [control circuit 12, Fig. 3] responsive to instructions from said external diagnostic processor for capturing sequential of sets of system operation signals of said integrated circuit [col. 2 lines 26-53];

a memory cache memory 1, Fig. 3] coupled to said unit and to said interface, said system operation signals stored in said memory at one or more clock signal rates internal to said integrated circuit and retrieved from said memory through said interface to said external process at one or more clock signal rates external to said integrated circuit [col. 3 lines 10-28];

wherein said external diagnostics processor can process said captured system operation signals [external tester examines test results, see abstract].

Mori does not teach a plurality of probe lines coupled to predetermined probe points of said integrated circuit.

Art Unit: 2133

Gheewala teaches a programmable interface apparatus for coupling test signal from internal test matrix including a plurality of probe lines for setting logic states at internal circuit elements [see Fig. 2 and col. 2 lines 42-57].

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Mori with the teachings of Gheewala to include a programmable interface as taught by Gheewala into the built in self test circuitry as taught by Mori to provide a built in self test circuitry having a programmable interface with a plurality of probe lines for carrying system operation signal at predetermined probe points because it would provide the advantages that the test signals are loaded to internal probe points without the need for complex scan registers [see Gheewala col. 2 lines 42-57].

As per claims 11 and 12:

Gheewala teaches a trigger logic [see circuitry of Fig. 3 and the logic of TABLE A on col. 6 and TABLE B on col. 8] responsive to said system operation signals for initiating/terminating storage of said system operation signals in said memory [when P1=0 and P2=0, S2 value is written into latch 68, when control signal C=1, the value then transmitted to driver 42, col. 7 lines 1-15].

As per claim 13:

Gheewala teaches each of said probe lines comprises a string of programmable connectors [Fig. 3] providing a signal path for carrying system operation signals at predetermined probe points of said logic blocks in one mode [col. 2 lines 42-63].

As per claim 14:

10

Serial Number: 09/275,726

Art Unit: 2133

Gheewala teaches each programmable connector of said probe lines is programmed by a flip-

flop connector [latch 68, Fig. 3, col. 2 lines 13-22], each flip-flop connector connected between

elements of said integrated circuit and forming part of string of flip-flop connectors, said flip-flop

connectors providing signal paths between said integrated circuit elements in one mode and carrying

signals for programming said programmable connectors in a second mode [col. 7 lines 1-15].

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to David Ton, whose telephone number is (703) 306-3043. The examiner can

normally be reached Monday through Thursday from 6:30 AM to 4:00 PM and alternate Friday from

6:30 AM to 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Albert DeCady, can be reached at (703) 305-9595.

Any inquiry of a general nature of relating to the status of this application should be directed

to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to (703) 308-6296

Art Unit: 2133

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

David Ton

Davidion

Patent Examiner

November 14, 2000